In this paper, we describe the design and characterization of a CMOS micromachined suspended structure with a PMOS transistor operated in the subthreshold region for thermal sensing. The sensor has an area of 70 µm by 70 µm and the sensing transistor is placed inside a suspended plate of 50 µm by 50 µm. The device is fabricated by successive dry etching steps on a CMOS die. For device characterization, each sensor has an embedded polysilicon heater capable of providing a heating efficiency of 0.84
. The measured MOS output resistance changes from 108.3 M to 90.4 M for a temperature rise of 5.5
• C, which is equivalent to a measured temperature coefficient of resistance −3%
• C −1
, much better than the value of transistors operated in saturation. The measured input-referred noise voltage from the pre-amp is 7 µV Hz −1/2 , equivalent to an input-referred noise temperature of 14.9 mK Hz −1/2 .
Introduction
Resistive sensing is one of the popular mechanisms used for thermal measurement. Non-contact thermal imaging of infrared radiation can be achieved using uncooled microbolometers. The high cost due to the custom processes involved in making a micro-bolometer array, however, limits its potential popularization in consumer market. This paper presents a low-cost solution that has great potential for making infrared sensors. Our approach uses MOS transistors operated in the subthreshold region [1, 2] for thermal sensing. They show a temperature coefficient of resistance (TCR) that is comparable to those of semiconducting thin films used in micro-bolometers [3] , and is much larger than that of transistors operated in saturation [6, 7] . Thermally isolated microstructures with sensing transistors can be fabricated on CMOS dies with less processing steps than the conventional approach [3] .
To facilitate signal processing, routing and multiplexing of the sensed signals, most uncooled infrared sensor arrays are fabricated with integrated circuits. The sensing methods include the uses of micro-bolometers [3] [4] [5] , MOS transistors [6, 7] , thermopiles [8] [9] [10] and thermomechanical capacitors [11] . The semiconducting thin film of vanadium oxide reported by Wood [1] has a TCR value of −2%
• C −1 at 25 • C, which is almost an order of magnitude larger than the values of metals and diffused resistors available in a CMOS process. Tanaka [4] reported a 128 × 128 bolometer array that used titanium thin film with a measured TCR value of 0.25%
• C −1 . Akin [5] reported the use of suspended n-well resistors with a TCR of 0.24%
• C −1 . The microstructures in the work were fabricated by the electrochemical etch-stop technique that used the tetra-methyl-ammonium-hydroxide (TMAH) etchant to avoid attack on metallization layers.
Other than the semiconducting and metal thin films, MOS transistors also exhibit a temperature dependence that can be exploited for sensing. Diode-connected sensing transistors [6] were placed inside suspended n-well structures for thermal sensing. Liu [7] reported an 8 × 8 infrared imager fabricated by using a 1.2 µm CMOS process plus the electrochemical etch-stop releasing step. PMOS sensing transistors operated in saturation were placed inside suspended n-well structures. The operation was based on sensing of the drain-to-source current change due to the temperature-dependent carrier mobility and threshold voltage. Both factors decrease at a similar rate with respect to a temperature rise. A zero temperature coefficient is likely to happen at some bias point when both effects cancel out.
Thermoelectric sensing by thermopiles also provides a low-cost solution for CMOS-compatible thermal sensor design, yet the associated sensitivity is relatively lower than that by using MOS transistors. Lakdawala [11] reported a capacitive CMOS-micromachined structure with a measured temperature noise of 6 mK Hz . The capacitive change was induced by the lateral motion of opposing moving electrodes that consist of different thin films of mismatched thermal expansion coefficients.
The rest of this paper is organized as follows. The sensing principal is described in section 2, followed by introduction of the CMOS micromachining process in section 3. The thermally isolated microstructure and detection circuit are described in section 4. Experimental results are presented in section 5, followed by discussions and conclusions in section 6.
Sensing principle
The schematic in figure 1 shows the suspended microstructure for thermal sensing. The absorbed thermal energy is conducted from the top down to the sensing transistor which is operated in the subthreshold region. The change of the MOS output resistance is collectively attributed to the temperature-sensitive threshold voltage and the carrier mobility [12] . As the simulation result will show later, the change of the threshold voltage plays a more important role in determining the change in output resistance.
The threshold voltage of a MOS transistor with no body effect is given by
with '+' for an n-type transistor and '-' for a p-type transistor. φ GB is the difference in work-function potential between the gate material and the bulk material, φ F is the difference between the Fermi potential of the substrate and intrinsic silicon, Q ox is the positive charges at the silicon-oxide interface, Q D is the depletion charge, and C ox is the capacitance per unit area. For a PMOS transistor as we are to use in the design, φ GB is temperature sensitive as given by
where k b is Boltzmann's constant, T is the absolute temperature, q is the electron charge, N G is the gate doping concentration, and N B is the bulk doping concentration. φ F is also temperature sensitive as given by
where N sub is the substrate doping concentration and n i is the intrinsic carrier concentration with a temperature dependence given by
where E g0 is the bandgap of silicon. The depletion charge under no bulk-source voltage is related to the temperature sensitive term φ F as given by
The parameter γ is expressed as
where ε Si is the permittivity of silicon. The gradient of φ F with respect to the temperature is calculated from (3) and (4) as given by
The parameter φ F always decreases in absolute value when the temperature increases. The term with E g0 is dominant in the equation. For a PMOS transistor, φ F is negative and dφ F /dT is positive. By assuming that the oxide charge is temperature independent, the temperature dependence of V th 0 is derived from (1) as given by
Equation (2) can be used to calculate dφ GB /dt. Some assume that the work-function difference φ GB is temperature independent [13] . The term dV th 0 /dT is positive for a PMOS transistor (negative for a NMOS transistor) with an absolute value usually in the range of 0.5 mV [14] . The source-to-drain current of a PMOS transistor operated in the subthreshold region is expressed by [15] 
where V sd is the source-to-drain voltage, V sg is the source-togate voltage, n is the subthreshold swing factor, and V T is the thermal voltage defined as k b T/q. The term I s0 is given by
where µ 0 is the carrier mobility, W and L are the transistor width and length, and N ch is the channel doping concentration. The temperature dependence of carrier mobility is empirically expressed by [12] 
where the value of a depends on the doping level and the transistor dimensions. The empirical value is between −1 and −2.5. The increase in temperature causes a reduction in carrier mobility, and thus the drain current. The output resistance derived from (9) is given by Figure 2 shows the simulated PMOS output resistance with respect to the temperature change. The length and width of the transistor are 4 µm and 1 µm, and the applied source-togate voltage is 0.53 V. The result shows a decrease in resistance from 97.8 M to 65 M with a temperature increase of 10
• C, producing an average TCR of −3.3%
• C −1 . The figure implies that the effect of the reduction in threshold voltage is more dominant than that of the decrease in carrier mobility when a transistor is operated in the subthreshold region.
Fabrication
The TSMC 0.35 µm two-polysilicon four-metal CMOS process is adopted for device fabrication. The cross-sectional view in figure 3 illustrates how a sensing transistor can be preserved inside a suspended microstructure after the CMOS micromachining steps [16] . After completion of the CMOS foundry process, a deep silicon reactive ion etch is first performed from backside of a die to thin down the substrate to a thickness of about 20 µm. A polymer coating is applied on the periphery of the die as the etch-resistant mask in this step. The silicon etch rate is about 20 µm min −1 . Next a front-side reactive ion etch of silicon dioxide is performed with the top metal as the etch-resistant mask, followed by a front-side anisotropic silicon etch for structural release. At this point the support beams and the suspended plate have the same thickness. To reduce heat dissipation through the support beams, an isotropic silicon etch using the XeF 2 gas is performed to remove the silicon underneath. The sensing transistor inside the suspended plate remains intact because it is placed far enough from the edges. As shown in figure 3 , the stacked metals and vias in the suspended plate are electrically connected to the substrate to enhance thermal conduction. Two metal layers (metal-1 and metal-2) are placed in the suspended plate, and metal-1 is used for signal routing. The released 6 × 6 pixel array is shown in figure 4. 
Design
The thermally isolated microstructure has an area of 70 µm by 70 µm. The suspended plate of 50 µm by 50 µm is connected to surrounding anchors through four support beams, whose meandering design helps us to release the residual stress of the structure. To enhance thermal isolation, metal-4 and metal-3 layers at the connection between the suspended plate and support beam are removed to form a notched structure as shown in figure 5 . Metal-1 layer is routed through each support beam. A polysilicon heater of 70 is embedded inside the suspended plate to provide a local temperature change for experimental characterization.
The output resistance change of a sensing transistor is detected by the sensing circuit shown schematically in figure 6 . The pre-amplifier is a source follower formed by the PMOS transistors M2 and M3. The sensing transistor M1 at the input is placed inside the suspended plate and operated in the subthreshold region. The width and length of the sensing transistor are 1 µm and 4 µm, respectively. The output resistance of the transistor is controlled by the gate voltage V g . The fixed capacitor in the front has a value of 5 pF, which is much larger than the pre-amp input capacitance. This fixed capacitor and the M1 transistor form a high-pass filter with a pole frequency f -3dB at 1 2πRsdC
. The temperature-induced change in R sd results in a shift in the pole frequency. The pole frequency is expected to be in the range of kilo-hertz or less because of the large capacitance and the resistance. For signal detection, the output of the pre-amplifier is modulated at a frequency f m close to the pole frequency f -3dB such that the signal change due to a shift in the pole frequency can be detected. The modulated signal from the pre-amp is subsequently demodulated back to the base band. Besides for the sensing purpose, the M1 transistor also provides the required dc bias to the pre-amplifier input. To enhance the signal-to-noise ratio, the input transistor of the pre-amp is designed with a large size to lower the thermal noise at all frequencies and the flicker noise at low frequencies. The detection circuit can be shared by a column of sensing transistors in a time-multiplexed sensing scheme. All sensing transistors in a column are connected in parallel to the pre-amp input, with the respective gate control voltages for activation of the sensing transistors.
Experiment
The high-pass characteristic due to the pole frequency at the pre-amp input was measured by an Agilent 4395A network analyzer, which supplied a voltage signal of a gradually increased frequency and measured the pre-amp output simultaneously to establish the transfer function. Figure 7 shows the relationship of the measured pole frequency with respect to the bias V SG of the sensing transistor. The measured curve shows good agreement with respect to the simulation result as shown, except for an offset of about 0.05 V in V SG . The measured high-pass filtering curves at different heating powers are plotted in figure 8 , in which an increasing power from 0 to 6.6 mW causes the curves to shift to the right on The curve in figure 9 shows the relationship of the temperature change and the heating power, indicating a heating efficiency of 0.84
. Thus an applied power of 6.6 mW gives a total increase of 5.5
• C. The curve in figure 10 shows the relationship of the PMOS resistance with respect to the temperature change, producing an average TCR value of −3%
• C −1 . The measured value is close to the simulated value of −3.3%
• C −1 . Another experiment was performed to measure the equivalent noise temperature. A fixed modulation voltage of 325 Hz and 0.5 V in amplitude was used and the pre-amp output was measured by an Agilent 4395A spectrum analyzer at a resolution bandwidth of 3 Hz. The measured result with no applied power has a peak amplitude of 0.814 V as shown in figure 11 . The root spectral density of the pre-amp noise as shown in the figure is about 7 µV Hz −1/2 . The heating power was subsequently applied and the corresponding preamp output was measured. The sensed signal is the difference between the measured signal and the initial signal with no applied power. The curve in figure 12(a) shows the relationship of the sensed signal and the applied power with a slope of about 0.39 mV mW −1 , equivalent to a sensitivity of 0.46 mV • C −1 . Both the sensed signal and the corresponding signal-to-noise ratio at a 1 Hz measuring bandwidth are plotted with respect to the temperature change in figure 12(b) , in which a temperature increase of 73
• C gives a sensed signal of 34.2 mV and a signal-to-noise ratio of 4900 (73.8 dB). We therefore obtain the root spectral density of the equivalent noise temperature at 14.9 mK Hz 
Discussion and conclusion
MOS transistors operated in the subthreshold region have a larger TCR value than that of transistors operated in saturation, making them suitable for design of CMOS-compatible thermal sensors. The measured TCR value of the sensing transistor is −3%
• C −1 , which is close to the simulated value of −3.3%
. This value is an order of magnitude larger than those materials in a CMOS process that can be used for thermal sensing, such as the metal and the n-well resistor. In this work, the thermally isolated microstructures are fabricated on CMOS dies using successive dry etching steps. The cost for the backside deep silicon etch can be greatly reduced by first grinding and polishing the silicon prior to the etch when a CMOS wafer is available. The structural thickness can also be better controlled by using a recipe with a slower silicon etch rate. With only one sensing transistor within the suspended plate, the current pixel size of 70 µm by 70 µm can be further reduced by a half when fabrication of a dense sensor array is needed.
